Search papers, labs, and topics across Lattice.
7
0
10
2
Achieving a 100% detection rate for transient faults in CKKS computation with minimal overhead could revolutionize the reliability of encrypted data processing on standard CPUs.
Unused AI computation at the edge can be harnessed to boost performance in traditional tasks without sacrificing the efficiency of primary workloads.
Achieving an 85.71% repair success rate, VeriPilot transforms Verilog debugging by intelligently tracing dependencies and aligning code semantics.
Automating fault tolerance at the RTL level is now possible: FT-Pilot uses LLMs to rewrite hardware designs, slashing error rates without manual intervention.
LLMs can now write better hardware verification code: CoverAssert boosts functional coverage by up to 15% by iteratively guiding LLMs with coverage feedback.
Unlock better hardware designs: RTLSeek's diversity-oriented RL lets LLMs explore a wider range of Verilog implementations, boosting both correctness and design options.
Pecker pinpoints hardware bugs in sequential designs with significantly higher accuracy (up to 85% within Top-5 ranks) by untangling the temporal mess of error propagation that confounds existing techniques.
