Search papers, labs, and topics across Lattice.
Lehigh University
2
0
3
LLMs can generate hardware designs that are functionally correct but often lag in timing performance, revealing a complex trade-off in financial FPGA design.
LLMs generating hardware code often fail *after* synthesis, and the type of failure (elaboration errors vs. missing wrappers) systematically depends on whether the model is proprietary or open-weight.
