Search papers, labs, and topics across Lattice.
4
0
2
Naive verification methods for PLCs can produce 44% false alarms due to unrealistic sensor models, but a new hardware-faithful approach eliminates these errors entirely.
ESBMC-PLC+ achieves unbounded safety proofs for all major IEC 61131-3 formats while dramatically speeding up verification processes, making it a game-changer for PLC formal verification.
Graphical PLC programs can now be verified accurately in under 70ms, eliminating previous vacuous results and enhancing reliability in industrial automation.
ESBMC's journey from a research prototype to an autonomous verification kernel integrated with LLMs and deployed industrially at Lockheed Martin signals a paradigm shift towards AI-driven formal verification.
