Track papers across labs, topics, and trends.
Search papers, labs, and topics across Lattice.
1
0
1
0
This work presents a machine learning-based IDS implemented within an FPGA-based SmartNIC pipeline, integrating P4-based packet parsing with a LogicNets IDS model implemented in RTL, enabling deterministic, low-latency inference.