Search papers, labs, and topics across Lattice.
5
0
7
3
NeuroAbs accelerates hardware verification by intelligently abstracting RTL designs, achieving significant efficiency gains over traditional approaches.
Forbench achieves significant speed-ups in symbolic verification while maintaining coverage, making formal methods more accessible to engineers accustomed to traditional simulation workflows.
CircuitProver not only automates hardware verification but also distills proof knowledge into reusable libraries, slashing verification time by over 23%.
Stop guessing which inductive generalization strategy works best for IC3 – this adaptive, learning-guided approach solves significantly more hardware model checking problems.
Tired of benchmarks that are either too easy or impossible? EvolveGen uses RL to automatically generate "goldilocks" hardware model checking problems that expose the weaknesses of your solver.
