Search papers, labs, and topics across Lattice.
1
0
2
4
Voronoi tessellations can be incorporated into probabilistic circuits to capture data geometry, but only with careful architectural constraints or approximate inference.
