Search papers, labs, and topics across Lattice.
2
0
5
3
Achieve up to 68x faster and 170x more energy-efficient SAR image recognition on FPGAs without sacrificing adversarial robustness, thanks to a new model-hardware co-design framework.
Achieve 68x lower latency and 170x better energy efficiency for SAR ATR by jointly optimizing CNN model compression and FPGA accelerator design with a hardware-aware pruning strategy.