Search papers, labs, and topics across Lattice.
Eindhoven University of Technology
1
0
2
A design-oriented evaluation of PFAL in 16nm FinFET and a motivation to exploit adiabatic logic for future low-power system architectures are provided.