Search papers, labs, and topics across Lattice.
This paper introduces a hardware-software co-design technique to enable load shifting for low-latency applications in multi-region renewable energy systems, addressing the high latency variances typically associated with wide area networks. By deep idling physical cores in server pools and utilizing simultaneous multi-threading (SMT), the approach minimizes workload shifting while maintaining a static set of logical cores, thereby optimizing energy use during renewable supply fluctuations. Experimental results demonstrate an 80% reduction in the offloading of low-latency virtual machines and a significant decrease in latency variability, highlighting the effectiveness of the method despite a manageable worst-case latency increase.
Achieving an 80% reduction in low-latency VM offloading while managing only an 11.97% worst-case latency increase could revolutionize how we integrate low-latency applications into renewable energy systems.
Load shifting across geographic regions to chase intermittent renewable energy availability is commonly used in reducing cloud infrastructure carbon footprint. However, it often omits low-latency applications due to high latency variances of wide area networks (WAN) that interconnect regions. This paper addresses accommodating low-latency applications into load shifting by minimizing their shifting across the WAN. We propose a technique using a hardware-software co-design approach. At the hardware level, we conduct server load matching over renewables supply peaks and valleys by deep idling physical cores in two otherwise identical server pools, with one enabling simultaneous multi-threading (SMT) in CPUs. In return, we achieve a static set of logical cores amidst energy supply dynamics, reducing the probability of workload shifting. At the software level, we efficiently chase the static set of cores for low-latency applications within regions while prioritizing best-effort applications to accommodate shifting requirements across WANs. Our approach exploits the lower performance compromise of SMT cores due to their hardware multi-threading. We implement the proposed technique with OpenStack and CPU idle states and evaluate its performance on a real experimental testbed with Azure VM arrival traces. Results show an 80% reduction in offloading low-latency VMs and a 43.81% reduction in coefficient of variation of p90 end-user latency while having a worst-case latency compromise of 11.97% due to SMT cores.