Dominik Walter

Escape the simulation bottleneck: symbolic energy analysis lets you explore processor array architectures for nested loops without being limited by problem size.

Squeezing loop control down to <10% of array resources unlocks near-zero-overhead parallel loop acceleration on Tightly Coupled Processor Arrays.