Search papers, labs, and topics across Lattice.
Affiliation:
1
0
2
0
The results show that low-bit QAT, architectural slimming, FINN folding and FIFO optimization, and moderate clock scaling can jointly provide a practical real-time detector on a small Zynq FPGA.
