Search papers, labs, and topics across Lattice.
2
0
3
1
ScaleLUT is presented, a hardware-oriented LUT design framework and fully parallel reconfigurable accelerator for real-time multi-scale SR deployment and demonstrates the effectiveness of joint LUT algorithm-hardware co-design for practical and energy-efficient edge SR deployment.
Hybrid-LUT slashes LUT storage by two-thirds while enhancing image denoising quality, outperforming existing methods by a significant margin.